

# ST. ANNE'S COLLEGE OF ENGINEERING AND TECHNOLOGY

ANGUCHETTYPALAYAM, PANRUTI-607 110.

## **DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING**



**EC 8311 ELECTRONICS LABORATORY**

## **II YEAR / III SEMESTER ELECTRICAL AND ELECTRONICS ENGINEERING**

**PREPARED BY :**  
Ms. J. ARUL MARTINAL, AP/EEE



## **LIST OF EXPERIMENTS**

1. Characteristics of Semi conductor diode and Zener diode
2. Characteristics of a NPN Transistor under common emitter , common collector and common base configurations
3. Characteristics of JFET(Draw the equivalent circuit)
4. Characteristics of UJT and generation of saw tooth waveforms
5. Design and Frequency response characteristics of a Common Emitter amplifier
6. Characteristics of photo diode & photo transistor, Study of light activated relay circuit
7. Design and testing of RC phase shift, LC oscillators
8. Single Phase half-wave and full wave rectifiers with inductive and capacitive filters
9. Differential amplifiers using FET
10. Study of CRO for frequency and phase measurements
11. Astable and Monostable multivibrators
12. Realization of passive filters


## **ADDITIONAL EXPERIMENTS (TOPIC BEYOND SYLLABUS)**

1. Tuned class C Amplifier
2. Bistable


Multivibrator

**CIRCUIT DIAGRAM:**

**FORWARD BIAS:**



**REVERSE BIAS:**



**EX.NO : 1 a.**

## **CHARACTERISTICS OF SEMICONDUCTOR (PN JUNCTION) DIODE**

**AIM:**

To determine the VI characteristics of PN Diode

**APPARATUS REQUIRED:**

S.No	Name	Range	Type	Qty
1	R.P.S	(0-30)V		1
2	Ammeter	(0-100) $\mu$ A, (0-25) mA		2 1
3	Voltmeter	(0-10)V (0-1 )V		1 1
4	Connecting wires			
5	Bread Board			1
6	Resistors	1K $\Omega$		2
7	Diode- PN	BY127		1

**THEORY:**

A diode is a PN junction formed by a layer of P type and layer of N type Semiconductors. Once formed the free electrons in the N region diffuse across the junction and combine with holes in P region and so a depletion Layer is developed. The depletion layer consists of ions, which acts like a barrier for diffusion of charged beyond a certain limit. The difference of potential across the depletion layer is called the barrier potential. At 2.5degree the barrier potential approximately equal 0.7v for silicon diode and 0.3v for germanium diode.

When the junction is forward bias, the majority carrier acquired sufficient energy to overcome the barrier and the diode conducts. When the junction is reverse biased the depletion layer widens and the barrier potential increases. Hence the Majority carrier cannot cross the junction and the diode does not conduct. But there will be a leakage current due to minority carrier. When diode is forward biased, resistance offered is zero, and when reverse biased resistance offered is infinity. It acts as a perfect switch.

**TABULATION:**


**FORWARD BIAS:**

$V_f(\text{volts})$	$I_f(\text{mA})$

**REVERSE BIAS:**

$V_r(\text{volts})$	$I_r(\text{mA})$

**MODEL GRAPH**



## **PROCEDURE:**

### **FORWARD BIAS:**

1. The connections are made as per the circuit diagram.
2. The positive terminal of power supply is connected to anode of the diode and negative terminal to cathode of the diode.
3. Forward voltage  $V_f$  across the diode is increased in small steps and the forward current is noted.
4. The readings are tabulated. A graph is drawn between  $V_f$  and  $I_f$ .

### **REVERSEBIAS:**

1. The connections are made as per the circuit diagram.
2. The positive terminal of power supply is connected to cathode of the diode and negative terminal to anode of the diode.
3. Reverse voltage  $V_r$  across the diode is increased in small steps and the Reverse current is noted.
4. The readings are tabulated. A graph is drawn between  $V_r$  and  $I_r$ .





### **REVIEW QUESTIONS:**


1. How a PN junction is formed?
2. In what way the width of depletion region can be varied?
3. What is potential barrier?
4. In forward bias condition the current condition is due to\_\_\_\_\_
5. What is reverse saturation current  $I_{co}$ ?
6. How diodes act as switch?
7. What is Dynamic Resistance?
8. Why it is called DIODE?
9. What are the majority carriers of P-Type and N-Type semiconductor?

### **RESULT:**


Thus the characteristics of PN-Junction diode were drawn.

**CIRCUIT DIAGRAM:**

**FORWARD BIAS:**



**REVERSE BIAS:**



**EX. NO: 1(b)**

## CHARACTERISTICS OF ZENER DIODE

**AIM:**

To determine the VI characteristics of Zener Diode

**APPARATUS REQUIRED:**


S.No	Name	Range	Type	Qty
1	R.P.S	(0-30)V		1
2	Ammeter	(0-15) mA (0-50) mA		1 1
3	Voltmeter	(0-10)V (0-1 )V		1 1
4	Connecting wires			
5	Bread Board			1
6	Resistors	1K $\Omega$		2
7	Diode- Zener	F825		1

**THEORY:**

Zener diodes have many of the same basic properties of ordinary semiconductor diodes. When forward biased, they conduct in the forward direction and have the same turn on voltage as ordinary diodes. For silicon this is about 0.6 volts.

In the reverse direction, the operation of a Zener diode is quite different to an ordinary diode. For low voltages the diodes do not conduct as would be expected. However, once a certain voltage is reached the diode "breaks down" and current flows. Looking at the curves for a Zener diode, it can be seen that the voltage is almost constant regardless of the current carried. This means that a Zener diode provides a stable and known reference voltage. Hence they are used as Voltage regulators.

**PIN DIAGRAM:**



**TABULAR COLUMN:**


**FORWARD BIAS:**

$V_f(\text{volts})$	$I_f(\text{mA})$

**REVERSE BIAS:**

$V_r(\text{volts})$	$I_r(\text{mA})$

**MODEL GRAPH**



## **PROCEDURE:**

### **FORWARD BIAS:**

1. The connections are made as per the circuit diagram.
2. The positive terminal of power supply is connected to anode of the diode and negative terminal to cathode of the diode.
3. Forward voltage  $V_f$  across the diode is increased in small steps and the forward current is noted.
4. The readings are tabulated. A graph is drawn between  $V_f$  and  $I_f$ .

### **REVERSEBIAS:**

1. The connections are made as per the circuit diagram.
2. The positive terminal of power supply is connected to cathode of the diode and negative terminal to anode of the diode.
3. Reverse voltage  $V_r$  across the diode is increased in small steps and the Reverse current is noted.
4. The readings are tabulated. A graph is drawn between  $V_r$  and  $I_r$ .


## **REVIEW QUESTIONS:**

1. How Zener diode acts as a voltage regulator.
2. Explain working of a Zener Diode
3. What is the cut-in voltage of zener diode?
4. Differentiate between Zener Breakdown and Avalanche breakdown
5. Why zener diode is often preferred than PN diode
6. List the application of zener diode
7. Define zener breakdown voltage
8. Define Zener diode


## **RESULT:**

Thus the characteristics of Zener diode were drawn.

## PIN DIAGRAM OF BC107



## CIRCUIT DIAGRAM:



**EX.NO:2a**

**CHARACTERISTICS OF NPN TRANSISTOR UNDER CE CONFIGURATION**

**AIM:**

To plot the transistor characteristics (INPUT & OUTPUT) of CE configuration .

**APPARATUS REQUIRED:**

S.No.	COMPONENTS	SPECIFICATION	QTY
1	Transistor BC 107	Max Rating : 50V 1A, 3W	1
2	Resistors	1k $\Omega$ ,470 $\Omega$	2
3	Regulated power supply	(0-30) V	1
4	Voltmeters	Mc (0-10) v	1
		Mc (0-1) v	1
5	Ammeters	Mc (0-10) m A	2
6	Bread board & connecting wires		

**THEORY:**

A NPN function transistor consist of a silicon (or germanium) crystal in which a layer of p – type silicon is sandwiched between two layers of N – type silicon. The arrow on emitter lead specifies the direction of the current flow when the emitter – base junction is biased in the forward direction since the conductivity of the BJT depends on both the majority and minority carriers it is called bipolar device. In CE configuration, Emitter is common to both the Emitter and Base.

**TABULATION:**

**Input Characteristics:**

$V_{CE} = 1V$		$V_{CE} = 2V$	
$V_{BE}(V)$	$I_B (mA)$	$V_{BE}(V)$	$I_B(mA)$



**Output characteristics:**

$I_B =$

$I_B =$

$V_{CE}(V)$	$I_C (mA)$	$V_{CE}(V)$	$I_C (mA)$

**MODEL GRAPH:**





## **DESCRIPTION:**

### **Input Characteristics:**

Voltage across Base Emitter junction  $V_{BE}$  vs  $I_B$ , where  $V_{CE}$  constant

### **Output Characteristics:**

Voltage across Collector Emitter junction  $V_{CE}$  vs  $I_C$  where  $I_B$  constant

## **PROCEDURE:**

### **Input Characteristics:**

1. Connections are made as per the circuit diagram.
2.  $V_{CE}$  is kept const (say 2v),  $V_{BE}$  is varied in steps of 0.1v and the corresponding  $I_B$  values are tabulated. The above procedure is repeated for 1V etc.
3. Graph is plotted between  $V_{BE}$  vs  $I_B$ , where  $V_{CE}$  constant.

### **Output Characteristics:**

1. Connection are made as per the circuit diagram
2.  $I_B$  is kept const,  $V_{CE}$  is varied in step IV the corresponding  $I_C$  values are tabulated. The above procedure is repeated for different constant values.
3. Graph is plotted between  $V_{CE}$  and  $I_C$  for a constant  $I_B$ .




**REVIEW QUESTIONS:**

1. Explain the operation of CE configuration
2. Determine the output resistance and input resistance
3. Why BJT is called current controlled device?
4. Give some applications of BJT.
5. Among CE, CB, CC which one is most popular. Why?


**RESULT:**

Thus the input and output characteristic of BJT in Common Emitter mode is drawn.

## PIN DIAGRAM OF BC107



## CIRCUIT DIAGRAM :



**EX.NO:2b**

**CHARACTERISTICS OF NPN TRANSISTOR UNDER CB CONFIGURATION**

**AIM:**

To plot the transistor characteristics (INPUT & OUTPUT) of CB configuration .

**APPARATUS REQUIRED:**

S.No.	COMPONENTS	SPECIFICATION	QTY
1	Transistor BC 107	Max Rating : 50V 1A, 3W	1
2	Resistors	1k $\Omega$ ,470 $\Omega$	2
3	Regulated power supply	(0-30) V	1
4	Voltmeters	Mc (0-10) v	1
		Mc (0-1) v	1
5	Ammeters	Mc (0-10) m A	2
6	Bread board & connecting wires		

**THEORY:**

A NPN function transistor consist of a silicon (or germanium) crystal in which a layer of p – type silicon is sandwiched between two layers of N – type silicon. The arrow on emitter lead specifies the direction of the current flow when the emitter – base junction is biased in the forward direction since the conductivity of the BJT depends on both the majority and minority carriers it is called bipolar device. In CB configuration,base is common to both the emitter and collector.

**TABULATION:**

**Input Characteristics:**



$V_{CB} = 1V$		$V_{CB} = 2V$	
$V_{BE}(V)$	$I_E (mA)$	$V_{BE}(V)$	$I_E (mA)$

**Output Characteristics:**

$I_E = 1mA$   $I_E = 2mA$

$V_{BE}(V)$	$I_C (mA)$	$V_{BE}(V)$	$I_C (mA)$

**MODEL GRAPH:**



## **DESCRIPTION:**

### **Input Characteristics:**

Voltage across Base Emitter junction  $V_{BE}$  vs  $I_E$ , where  $V_{CB}$  constant

### **Output characteristics:**

Voltage across Collector Emitter junction  $V_{BC}$  vs  $I_C$  where  $I_E$  constant

## **PROCEDURE:**

### **Input Characteristics:**

1. Connections are made as per the circuit diagram.
2.  $V_{CB}$  is kept const (say 2v),  $V_{BE}$  is varied in steps of 0.1v and the corresponding  $I_E$  values are tabulated. The above procedure is repeated for 1V etc.
3. Graph is plotted between  $V_{BE}$  vs  $I_E$ , where  $V_{CB}$  constant.

### **Output Characteristics:**

1. Connections are made as per the circuit diagram
2.  $I_E$  is kept const,  $V_{BC}$  is varied in steps of 1V the corresponding  $I_C$  values are tabulated. The above procedure is repeated for different constant values.
3. Graph is plotted between  $V_{BC}$  and  $I_C$  for a constant  $I_E$ .






### **REVIEW QUESTIONS:**

1. Bring out the comparison of CC, CE, and CB transistor parameters
2. Give the relation of Ebers moll equation.
3. In a bipolar transistor which region is wider and which region is thinner? Why?
4. What is thermal runaway?
5. State the relation between  $\alpha$  and  $\beta$  of a transistor?


### **RESULT:**

Thus the input and output characteristic of BJT in Common Base mode is drawn.

**PIN DIAGRAM OF BFW10**



**CIRCUIT DIAGRAM**



**EX .NO-3****CHARACTERISTICS OF JFET****AIM:**

To plot the drain and transfer characteristics of JFET & to find drain resistance, transconductance, amplification factor, drain saturation current  $I_{DSS}$  and Pinch off voltage.

**APPARATUS REQUIRED:**

<b><u>S.No.</u></b>	<b>Components</b>	<b>Specification</b>	<b>Qty</b>
1	FET	BFW10 $I_{dss} > 8 \text{ mA}$ , $V_p < 8 \text{ V}$	1
2	Resistors	1k $\Omega$	1
3	Regulated dual power supply	MC (0-30)V	1
4	Voltmeters	MC (0-10)V	2
5	Ammeters	MC (0-15) mA	1
6	Bread board & connecting wires		

**THEORY:**

Field effect transistor is a semiconductor device that depends for its operation on the control of current by an electric field. Its operation depends on the flow of majority carriers only. It is therefore a unipolar device. It exhibits a high input resistance. An N- channel JFET consists of a N-type bar is sandwiched between two heavily doped P-regions. Due to the concentration gradient, the depletion region formed. On both sides of the semiconductor bar the ohmic contacts are made. One terminal is called source & other is called drain. Both the p-type regions are connected together.

**TABULAR COLUMN:**

**Drain characteristics**

$V_{GS} = -2V$

$V_{GS} = -4V$

$V_{DS}$ (V)	$I_D$ (mA)	$V_{DS}$ (V)	$I_D$ (mA)



**Transfer characteristics**

$V_{DS} = 2V$

$V_{DS} = 4V$

$V_{GS}$ (v)	$I_D$ (mA)	$V_{GS}$ (v)	$I_D$ (mA)

**MODEL GRAPH:**



**CALCULATION**

Transconductance  $g_m = \Delta I_D / \Delta V_G$

Drain resistance  $r_d = \Delta V_{DS} / \Delta I_D$

Amplification factor  $\mu = g_m r_d$

## **DESCRIPTION:**

### **DRAIN CHARACTERISTICS**

**INPUT:** Drain voltage  $V_{DS}$  is varied in steps of 1V,  $V_{GS}$  is kept constant

**OUTPUT:** Drain current  $I_D$

### **TRANSFER CHARACTERISTICS**

**INPUT:** Gate – source voltage  $V_{GS}$  is varied, Drain –source voltage  $V_{DS}$  is kept constant

**OUTPUT:** Drain current  $I_D$

## **PROCEDURE:**

### **Drain Characteristics:**

1. Connections are made as per the circuit diagram.
2. Gate –source voltage  $V_{GS}$  is kept constant (say –1v), drain voltage  $V_{DS}$  is varied in steps of 1v and the corresponding drain current  $I_D$  values are tabulated.
3. The above procedure is repeated for  $V_{GS} = -2v, 0v$ .
4. The graph is plotted  $V_{DS}$  and  $I_D$  for a constant  $V_{GS}$ .
5. The drain resistance is found from the graph

$$r_d = \Delta V_{DS} / \Delta I_D$$

### **Transfer Characteristics:**

1. Connections are made as per the circuit diagram.
2. Drain –source voltage  $V_{DS}$  is kept constant (say 5v), the gate – source voltage  $V_{GS}$  is varied in steps of 1v (-VE voltage) and the corresponding drain current  $I_D$  values are tabulated.
3. The above procedure is repeated for  $V_{DS} = 10v, 15v$ ,
4. Graph is plotted between  $V_{GS}$  and  $I_D$  for a constant  $V_{DS}$ .
5. The trans conductance is found from the graph

$$g_m = \Delta I_D / \Delta V_G$$



## **REVIEW QUESTIONS:**

1. Why it is called by name “field effect transistor”?
2. What are the advantage of FET OVER BJT?
3. What are the disadvantages of FET?
4. What is the significance of arrowhead in FET symbol?
5. Why FET is called unipolar device
6. Define VVR.
7. What are the applications of FET?
8. Why FET is called us voltage controlled device?
9. What are the characteristics of JFET?

## **RESULT:**


Thus the drain and transfer for characteristics of JFET is drawn.

Drain resistance  $r_d$  =


Trans conductance  $g_m$  =

Amplification factor =

**CIRCUIT DIAGRAM:**




**PIN DIAGRAM**



**MODEL GRAPH**

$I_E$  (mA)

$V_{B_1B_2} = \text{Constant}$





## EX. NO: 4

# CHARACTERISTICS OF UJT AND GENERATION OF SAWTOOTH WAVEFORMS

### AIM:

To plot VI Characteristics of UJT and to calculate its intrinsic standoff ratio.

### APPARATUS REQUIRED:

S.No	Components	Specification	Quantity
1	UJT	(2N2646),	1
2	Resistors	1K $\Omega$	2
3	Ammeter	(0-25) mA	1
4	Voltmeters	(0-10)V	2
5	Regulated dual power supply	(0-30) V	1
6	Bread board & connecting wires.		

### THEORY:

Unijunction transistor is a negative resistance silicon controlled device. UJT has three terminals emitter(E), base1(B1)&base2(B2).The UJT finds its main application in switching circuits and in relaxation oscillators. It consists of an n-type Si semiconductor bar, which is lightly doped connected between two ohmic contacts B1 and B2. A heavily doped P-region is diffused into the n-type bar forming a pn junction in the middle of the base bar. A terminal is taken out of this region & named as emitter. The emitter is always forward biased with respect to the base 1 and base 2 is kept at a higher +ve potential with respect to base 1.

### INTRINSIC STAND-OFF RATIO:

We know that, from the equivalent circuit,

$$V_{B1} = \frac{R_{B1}}{R_{B1} + R_{B2}} V_{BB}$$

The diode firing takes place when  $V_E > (V_{B1} + V_D)$

Where  $V_D$  is voltage drop across diode. The emitter firing potential is given by,

$$V_p = \eta V_{BB} + V_D$$

where  $V_D$  is 0.7V

$$\eta = \frac{V_p - V_D}{V_{BB}}$$

**TABULAR COLUMN:**

$V_{B1B2} = 2v$		$V_{B1B2} = 4v$		$V_{B1B2} = 6v$	
$V_{B1E}(v)$	$I_E(mA)$	$V_{B1E}(v)$	$I_E(mA)$	$V_{B1E}(v)$	$I_E(mA)$

### **PROCEDURE:**

1. Connections are given as per the circuit diagram.
2. The voltage across B1 and B2 ( $V_{B1B2}$ ) is kept constant (say 5v), emitter voltage  $V_{B1E}$  is varied in steps & the corresponding  $I_E$  values are tabulated.
3. The above procedure is repeated for  $V_{B1B2}=10V$ .
4. Graph is plotted between  $V_{B1E}$  and  $I_E$  for a constant value of  $V_{B1B2}$ .
5. From the graph, peak voltage & valley voltage is obtained.

### **REVIEW QUESTIONS:**

1. What are the applications of UJT?
2. Explain the negative resistance region in case of UJT?
3. What are other names for UJT?
4. What is intrinsic stand off ratio?
5. Define valley voltage & peak voltage?
6. Differentiate BJT and UJT
7. What does UJT stand for? Justify the name UJT.

### **RESULT:**

Thus the static emitter characteristics of UJT drawn & the following values were determined.


Peak voltage =

Peak current =

Valley voltage =


Valley current =

**CIRCUIT DIAGRAM FOR CE AMPLIFIER WITH SELF BIAS:**



**PIN DIAGRAM:**

**Bottom view**



**Symbol**



**EX NO: 5**

**DESIGN FREQUENCY RESPONSE CHARACTERISTICS OF A  
COMMON EMITTER AMPLIFIER**

**AIM:**

To design and construct BJT CE Amplifier using voltage bias (self bias) with and without bypassed emitter resistor.

To measure the gain and to plot the frequency response and to determine the gain bandwidth product.

**APPARATUS REQUIRED:**

Sl.No	Equipments/Components	Range/Details	Qty
1	RPS	(0-30)V	1
2	Resistors		
3	Capacitors		
4	Transistors	BC107	1
5	CRO	(0-30)MHz	1
6	AFO	(0-3) MHz	1
7	Bread Board, Connecting Wires		

Take  $F = 100\text{Hz}$  and  $h_{ie} = 1.6\text{ K}\Omega$

$$C = 1 / (2\pi \times R_i \times F) \mu\text{F}$$

$$F = 1 / 2\pi R_C C_o$$

$$C_o = 1 / (2\pi \times R_C \times F) \mu\text{F}$$

Calculation:


$$\text{Bandwidth} = f_H - f_L$$

**TABULATION:**

$V_i =$

Frequency (Hz)	$V_o$ (V)	Gain = $V_o / V_i$	Gain = $20\log(V_o/V_i)\text{dB}$

**MODEL GRAPH:**



## **PROCEDURE:**

- (1) Connect the circuit as per the circuit diagram
- (2) Set  $V_{in} = 2V$  in the signal generator. Keeping input voltage constant, vary the frequency from 1Hz to 3MHz in regular steps.
- (3) Note down the corresponding output voltage.
- (4) Plot the graph: Gain in dB Vs Frequency in Hz.
- (5) Calculate the Bandwidth from the Frequency response graph.

## **DESIGN:**

Choose  $\beta = 100$ ,  $V_{CC} = 12V$ ,  $I_C = 2mA$  and  $S \leq 5$

### Design of $R_C$ and $R_E$ :

By applying KVL to output side,

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E$$

$$V_E = V_{CC} / 10$$

$$V_E = I_E R_E$$

$$R_E = V_E / I_E \text{ (since } I_C + I_B = I_E \text{ and } I_B = I_C / \beta)$$

$$V_{CE} = V_{CC} / 2$$

$$R_C = 0.4 V_{CC} / I_C$$

### Design of $R_1$ and $R_2$ :

$$V_{BE} = 0.7V$$

$$S = \frac{(1 + \beta)}{1 + \beta}$$

$$V_{TH} = I_B R_{TH} + V_{BE} + (I_B + I_C) R_E$$

$$R_1 = R_{TH} V_{CC} / V_{TH}$$

$$R_2 = R_1 V_{TH} / (V_{CC} - V_{TH})$$

### Design of Capacitor:

$$R_i = R_B \parallel h_{ie}$$

$$F = 1 / 2\pi R_i C$$






### **REVIEW QUESTIONS:**

1. What are the operating modes of BJT with reference to junction biasing?
2. Why CE configuration is preferred over CB configuration?
3. Write some applications of CE amplifier?
4. What will be the input and output impedance of CE amplifier?
5. What is the voltage and current gain of CE amplifier?

### **RESULT:**

Thus a BJT CE Amplifier with self bias is designed and implemented and the frequency response curve is plotted.


**CIRCUIT DIAGRAM:**



**TABULATION:**

Reverse voltage (V)	Reverse current (In darkness) (mA)	Reverse current (In illumination) (mA)

**MODEL GRAPH:**



## EX NO: 6(a)

### CHARACTERISTICS OF PHOTODIODE

#### AIM:

To study the characteristics' of a photodiode.

#### APPARATUS REQUIRED:

S.No	Component	Range/Specification	Quantity
1	Photodiode		1
2	Resistor	1K $\Omega$	1
3	Ammeter	0-25mA	1
4	Voltmeter	0-30 V	1
5	RPS	0-30 V	1
6	Breadboard and connecting wires		

#### THEORY:

Photodiode is connected in reverse biased condition. The depletion region width is large under normal condition. It carries small reverse current. When light is incident through glass window on PN junction, photons in the light bombards with the PN junction and some energy is imparted to the valence electron. Due to this valence electrons are dislodged from the covalent bonds and become a free electron. Thus total number of minority carriers' increases thereby increasing the reverse current.

#### PROCEDURE:

1. Switch on the power supply.
2. Photodiode is subjected to darkness and illumination and the following steps are followed each time.
3. By varying the supply voltage in steps of 1V, note down the reverse voltage( $V_r$ ) and corresponding reverse current ( $I_r$ )
4. Plot the graph between reverse voltage and reverse current.




### **REVIEW QUESTIONS:**

1. Explain the operation of a photodiode.
2. Applications of a Photodiode.
3. What is photodiode?
4. Why is a photodiode reverse biased?
5. What is the output signal of a photodiode?
6. What happens if the photodiode is biased with a voltage larger than the specified maximum reverse bias?
7. What is Photo voltaic effect?

### **RESULT:**

Thus the characteristic of a photodiode was studied.


**CIRCUIT DIAGRAM:**



**TABULATION:**

S.No	Under Darkness		Under illumination	
	$V_{CE}(V)$	$I_c(mA)$	$V_{CE}(V)$	$I_c(mA)$

**MODEL GRAPH:**



**EX NO: 6(b)**

**CHARACTERISTICS OF PHOTOTRANSISTOR**

**AIM:**

To study the characteristics of a phototransistor.

**APPARATUS REQUIRED:**

<b>S.No</b>	<b>Component</b>	<b>Range/Specification</b>	<b>Quantity</b>
1	Phototransistor		1
2	Resistor	1K $\Omega$	1
3	Ammeter	0-25mA	1
4	Voltmeter	0-10 V	1
5	RPS	0-30 V	1
6	Breadboard and connecting wires		

**THEORY:**

Phototransistor helps us to achieve photo multiplication or photo current enhancement. In phototransistor, pairs are generated on the base region by illumination and some majority carriers diffuse into the emitter, resulting in an injection current which is large. The base load can even be left open but still majority current will cause injection in this structure.

**PROCEDURE:**

1. Switch on the power supply.
2. Photodiode is subjected to darkness and illumination and the following steps are followed each time.
3. By varying the supply voltage in steps of 1V, note down the voltage ( $V_{CE}$ ) and corresponding current ( $I_c$ )
4. Plot the graph between voltage and current.





### **REVIEW QUESTIONS:**


1. Explain the operation of a phototransistor.
2. Explain photo multiplication effect.
3. What is a Phototransistor?
4. What are the applications of phototransistor?
5. What are the features of Phototransistor?
6. What are the advantages and disadvantages of Phototransistor?
7. Difference between Photodiode and Phototransistor.

### **RESULT:**


Thus the characteristic of a phototransistor was studied.

## CIRCUIT DIAGRAM

### RC PHASE SHIFT OSCILLATOR



## MODEL GRAPH



**EX NO: 7(a)**

**RC PHASE SHIFT OSCILLATOR**

**AIM:**

To design and construct a RC phase shift oscillator for the given frequency (f0).

**APPARATUS REQUIRED:**

S.NO	ITEM	RANGE	Q.TY
1	TRANSISTOR	BC 107	1
2	RESISTOR		
3	CAPACITOR		
4	CRO	( 0 – 30 ) MHz	1
5	RPS	(0-30) V	1
6	FUNCTION GENERATOR	(0-1 )MHz	1

**THEORY:**

In the RC phase shift oscillator, the required phase shift of 180° in the feedback loop from the output to input is obtained by using R and C components, instead of tank circuit. Here a common emitter amplifier is used in forward path followed by three sections of RC phase network in the reverse path with the output of the last section being returned to the input of the amplifier. The phase shift  $\Phi$  is given by each RC section  $\Phi = \tan^{-1} (1/\omega RC)$ . In practice R-value is adjusted such that  $\Phi$  becomes 60°. If the value of R and C are chosen such that the given frequency for the phase shift of each RC section is 60°. Therefore at a specific frequency the total phase shift from base to transistor's around circuit and back to base is exactly 360° or 0°. Thus the Barkhausen criterion for oscillation is satisfied.

**DESIGN:**

$$V_{cc}=12v, I_c=1mA, \beta=100, R_E = 560 \Omega$$

$$V_{ce}=V_{cc}/2=6V, \quad V_{re}=0.1V_{cc}=1.2V$$

$$V_b=V_{re}+0.7=1.9V,$$

$$R_1=V_{cc}/10I_b - R_2$$

$$=12/(10*20\mu A) - 10 K = 47 K \Omega$$

$$R_2=V_b/10I_b = .9/(10*20\mu A)=9.5K \Omega=10 K \Omega$$

$$R_c=V_{cc}-V_{ce}-(I_e R_e/I_c)$$

$$=2.4 K \Omega = 2.2 K \Omega$$



$$f_o = \frac{1}{2\pi R \sqrt{6 + 4(R_c/R)}}$$

$$C = \frac{1}{2\pi R f_o \sqrt{6 + 4(R_c/R)}}$$

$$= \frac{1}{(6.28 * 10 * 10^3 * 4 \sqrt{6 + 4(2.2 * 10^3 / 10)})}$$

$$= 0.0015 \mu\text{F}$$

### **PROCEDURE:**

1. The circuit is constructed as per the given circuit diagram.
2. The supply voltage of +12 volts and ground are given to the constructed circuit.
3. The output sine wave generated from the circuit is verified in the CRO and the theoretical frequency is calculated and verified with the practical frequency.

### **REVIEW QUESTIONS**

1. What are the conditions for sustained oscillator
2. What is Barkhausen criterion?
3. What are the classifications of Oscillators?
4. What is the advantage and disadvantage of negative feedback?
5. What is oscillator phase shift circuit?
6. What type of feedback is preferred in oscillators?
7. How does oscillation start in oscillators?
8. What is the frequency of RC phase shift oscillator?
9. Why RC oscillators cannot generate high frequency oscillations?
10. What are the applications of RC phase shift oscillators?
11. What phase shift does RC phase shift oscillator produce?
12. Why we need a phase shift between input and output signal?
13. How is phase angle determined in RC phase shift oscillator?

### **RESULT :**


Thus a sine wave with required phase shift is produced using transistor phase shift oscillator. Thus,

Theoretical Oscillation Frequency = \_\_\_\_\_


Practical Oscillation Frequency = \_\_\_\_\_

## CIRCUIT DIAGRAM

### COLPITTS OSCILLATOR



## MODEL GRAPH



EX NO: 7(b)

## COLPITTS OSCILLATOR

**AIM :**

To design and construct a Hartley and Colpitts oscillator.

**COMPONENTS AND EQUIPMENTS REQUIRED:**

S.No.	Components/Equipments	Specifications	Quantity
1	Transistor	BC 107	1
2	Resistor	100k $\Omega$ ,3.9k $\Omega$ ,12k $\Omega$ ,800 $\Omega$	Each 1
3	Capacitor	0.1 $\mu$ F	2
4	Decade Capacitance box		2
5	Decade Inductance box		2
6	CRO	(0-30 )MHz	1
7	RPS	(0-30) V	1

**DESIGN:**

$V_{cc} = 10V, I_C = 1.2mA, R_B = 15k \Omega$

$$V_E = V_{cc} / 10 = 10V / 10 = 1V$$

$$I_E \approx I_C = 1.2mA$$

$$V_E = I_E R_E$$

$$R_E = V_E / I_E = 1V / 1.2mA$$

$$R_E = 833.33\Omega$$

Choose ,  $R_E = 800 \Omega$

$$V_{cc} = I_C R_C + V_{CE} + V_E$$

$$R_C = ( V_{cc} - V_{CE} - V_E ) / I_C = (10 - 5 - 1) / 1.2mA$$

$$R_C = 3.3k\Omega$$

Choose ,  $R_C = 3.9k\Omega$

$$V_{BE} = V_B - V_E$$

$$V_B = V_{BE} + V_E = 0.7 + 1 = 1.7 V$$

$$V_B = (V_{cc} * R_2) / (R_1 + R_2) = 15k\Omega$$

$$R_2 / (R_1 + R_2) = 1.7 / 10 = 0.17$$

$$R_1 = 15k\Omega / 0.17 = 88.24k\Omega$$

Choose ,  $R_1 = 100k\Omega$

$$R_2/(R_1+R_2) = 0.17$$

$$R_2 = 18\text{k}\Omega$$



Choose ,  $R_2 = 12\text{k}\Omega$   
Let  $C_1 = C_2 = 0.1\mu\text{F}$

### **THEORY:**

If gain  $A$  of the amplifier is just sufficient to overcome the attenuator  $\beta$  of the  $\beta$  - network. We get sinusoidal oscillations. Mathematically If  $A\beta$  is for greater than 1 square wave results in however, if  $A\beta$  is less than 1 no oscillations will occur. The Colpitts and Hartley Oscillator is a LC oscillator. Generally, LC oscillators are designed to operate in the radio – frequency range above 1MHz however, they can also be designed to produce oscillations in the low audio – frequency range. But for low frequency operation, the size of the inductors to be used become larger and larger as the frequency becomes smaller and smaller and this puts a limit on the low frequency range of oscillators employing LC – coupling network.

### **PROCEDURE :**

1. Connect the circuit as per the circuit diagram.
2. For the Colpitts oscillator adjust the capacitance in the tank circuit to get a sinusoidal signal of desired frequency
3. Plot the output obtained in the linear graph.


### **REVIEW QUESTIONS:**

1. Which oscillator is very suitable for radio frequency range applications?
2. What is the difference between Hartley and Colpitts oscillators in construction?
3. Why are Colpitts oscillators used to generate fixed radio-frequency signals?
4. What is the frequency of Hartley and Colpitts oscillator?
5. What are the advantages and disadvantages of Hartley and colpitts oscillator?
6. Name two high frequency Oscillators.
7. What are the essential parts of an Oscillator


### **RESULT:**

Thus Colpitts oscillator is designed and constructed, and the output sine wave form is observed. Then practical oscillation frequency is calculated & compared with theoretical oscillation frequency.

**CIRCUIT DIAGRAM FOR HALF WAVE RECTIFIER WITHOUT FILTER:**



**CIRCUIT DIAGRAM FOR HALF WAVE RECTIFIER WITH FILTER:**



EX NO:8(a)

## HALF WAVE RECTIFIER

### AIM:

To design a half wave rectifier with simple capacitor filter.

To measure the DC voltage under load and ripple factor and to compare with calculated values.

### APPARATUS REQUIRED:

Sl.No	Equipments/Components	Range/Details	Qty
1	Multimeter		1
2	Resistors		
3	Capacitors		
4	Diode	1N4001	1
5	CRO	(0-30)MHz	1
6	Transformer	230V/(9-0-9) V	1
7	Bread Board, Connecting Wires		

### PROCEDURE:



#### Without Capacitor:

- (1) Test your transformer: Give 230V, 50Hz source to the primary coil of the transformer and observe the AC waveform of rated value without any distortion at the secondary of the transformer.
- (2) Connect the half wave rectifier as shown in figure.
- (3) Measure the  $V_{dc}$  &  $V_{ac}$  using DC and AC Voltmeters.
- (4) Calculate the ripple factor  $r = V_{ac} / V_{dc}$
- (5) Compare the theoretical ripple factor with the practical ripple factor.

#### With capacitor:

- (6) Connect the half wave rectifier with filter circuit as shown in fig.
- (7) Connect CRO across load.

**MODEL GRAPH:**



(8) Keep the CRO switch in ground mode and observe the horizontal line and adjust it to the X-axis.

(9) Switch the CRO into DC mode and observe the waveform.

**Calculations:**

Without Filter:

$R_F$  = Forward resistance of diode =  $30\Omega$

$R_L$  = Load resistance

$$V_{NL} = \frac{V_m}{\pi} \left( \frac{R_L}{R_L + R_F} \right)$$

$$V_{FL} = \frac{V_m}{\pi} \left( \frac{R_L}{R_L + R_F} \right)$$

Ripple factor =

$$= \left( \frac{V_{NL} - V_{FL}}{V_{FL}} \right)$$

Average load voltage at no load ( $V_{NL}$ ) =  $V_m/\pi$

Average load voltage at full load =

$$= \frac{2V_m}{\pi} \left( \frac{R_L}{R_L + R_F} \right)$$

With Filter:

$f = 50\text{Hz}$

$$V_{NL} = \frac{V_m}{2\sqrt{3}} \left( \frac{R_L}{R_L + R_F} \right)$$

Ripple factor =  $r = V_{rms} / V_{dc}$




## **REVIEW QUESTIONS**

1. What is a rectifier?
2. What is ripple factor(Y)?
3. List the types of Rectifiers
4. Compare the various types of Rectifiers
5. What is efficiency?
6. What is PIV?
7. What are the applications of rectifier?
8. What are advantages and disadvantages of half-wave rectifier?


## **RESULT:**

Thus the half wave rectifier is designed with and without capacitor filter and the corresponding dc output voltages and the ripple factors are measured and verified with the theoretical values.

**CIRCUIT DIAGRAM FOR FULL WAVE RECTIFIER WITHOUT FILTER:**



**CIRCUIT DIAGRAM FOR FULL WAVE RECTIFIER WITH FILTER:**





**EXP.NO: 8(b)**

**FULL WAVE RECTIFIER**

**AIM:**

To design a Full wave rectifier with and without simple capacitor filter.

To measure the DC voltage under load and ripple factor and to compare with calculated values.

**APPARATUS REQUIRED:**

Sl.No	Equipments/Components	Range/Details	Qty
1	Multimeter		1
2	Resistors		
3	Capacitors		
4	Diode	1N4001	4
5	CRO	(0-30)MH <sub>Z</sub>	1
6	Transformer	250V/ (9-0-9)V	1
7	Bread Board, Connecting Wires		

**PROCEDURE:**



Without Capacitor

- (1) Test your transformer: Give 230v, 50Hz source to the primary coil of the transformer and observe the AC waveform of rated value without any distortion at the secondary of the transformer.
- (2) Connect the full wave rectifier as shown in figure.
- (3) Measure the V<sub>dc</sub> & V<sub>ac</sub> using DC and AC Voltmeters.
- (4) Calculate the Ripple factor  $r = V_{ac} / V_{dc}$
- (5) Compare the theoretical ripple factor with the practical ripple factor.

With capacitor:

- (6) To plot ripple peak-to-peak voltage V<sub>s</sub>.

**MODEL GRAPH:**



- (7) To get a variable load resistance a number of 500Ω resistances connected in parallel.
- (8) Plot the graph  $I_{dc}$  Vs ripple peak to peak.
- (9) The above steps are repeated for the various values of capacitance.

**Calculations:**

Without Filter:

$R_F$  = Forward resistance of diode = 30Ω

$R_L$  = Load resistance

$$\text{Ripple factor} = \frac{V_{r_{p-p}}}{V_{dc}} = \frac{2V_m}{\pi V_{dc}} = \frac{2V_m}{\pi (V_m - I_{dc} R_L)}$$

Average load voltage at no load ( $V_{NL}$ ) =  $2V_m/\pi$

Average load voltage at full load =  $\frac{2V_m}{\pi (2 + \dots)}$

With Filter:

$f = 50\text{Hz}$

$$\text{Ripple factor} = r = \frac{V_{rms}}{V_{dc}} = \frac{1}{4\sqrt{3}} \left( \frac{1}{fC} + \dots \right)$$

Ripple factor =  $r = V_{rms} / V_{dc}$




## **REVIEW QUESTIONS**

1. Define Full wave Rectifier
2. What are the merits of Full Wave Rectifier
3. What is the major disadvantages of Full Wave Rectifier
4. What is the efficiency of bridge rectifier?
5. In filters capacitor is always connected in parallel, why?
6. If the output voltage of a bridge rectifier is 100V, the PIV of diode will be
7. What are the differences between Half-wave and Full-wave rectifier?

## **RESULT:**

Thus the Full wave rectifier is designed with and without capacitor filter and the corresponding dc output voltages and the ripple factors are measured and verified with the theoretical values.

**CIRCUIT DIAGRAM:**



**MODEL CALCULATIONS:**

**i) For common mode signal:**

$$\text{Gain } A_c = V_o / V_i$$

$$A_c =$$

**ii) For differential mode signal:**

$$\text{Gain } A_d = V_o / V_i$$

$$A_d =$$

$$\text{CMRR} = 20 \log (A_d / A_c).$$

**EX.NO:9****DIFFERENTIAL AMPLIFIERS USING FET****AIM:**

To construct the Differential Amplifier in Differential mode and to find the common mode rejection ratio (CMRR).

**APPARATUS REQUIRED:**

Sl.No	Equipments/Components	Range/Details	Qty
1	FET		2
2	Resistors		
3	RPS		2
4	Capacitors		
5	CRO	(0-30)MHz	1
6	Bread Board, Connecting Wires		

**THEORY:**

A differential amplifier is a type of electronic amplifier that amplifies the difference between two input voltages but suppresses any voltage common to the two inputs. Differential amplifiers are usually implemented with a basic two-transistor circuit called a long-tailed pair or differential pair. This circuit was originally implemented using a pair of vacuum tubes. The circuit works the same way for all three-terminal devices with current gain. The long-tail resistor circuit bias points are largely determined by Ohm's Law and less so by active component characteristics.

**FORMULA:**

$$C.M.R.R = | A_d/A_c |$$

$$C.M.R.R \text{ in dB} = 20 \log | A_d/A_c |$$

$A_d$  = Differential mode gain

$A_c$  = Common mode gain





### **PROCEDURE:**

1. Connections are made as per the circuit diagram.
2. Switch ON the RPS
3. Vary the input voltages using function generator and note the corresponding output voltage.
4. Reduce the RPS voltage to 0 V
5. Calculate the Gain.
6. Calculate the CMRR

### **REVIEW QUESTIONS:**

1. What is Differential amplifier?
2. What is difference between amplifier and Diff.amplifier?
3. Sketch the circuit diagram of Diff amplifier using BJT.
4. List out the application of Differential amplifier.
5. What is the mode of operations in Diff.Amp?
6. What is CMRR?
7. What is the use of CMRR?
8. What is gain?
9. What is the unit of current and voltage gain?
10. Compare the application of Diff.amp using FET with Diff.Amp using BJT.

### **RESULT:**

Thus the differential amplifier is constructed and CMRR has been calculated.



**EX. NO: 10**

**STUDY OF CRO FOR FREQUENCY AND PHASE MEASUREMENTS**

**AIM:**

To Study the operation of CRO and measure frequency and phase.

**APPARATUS REQUIRED:**

Sl.No	Equipments/Components	Range/Details	Qty

**FORMULA:**

Amplitude = No. of vertical divisions \* Volts/div.  
Time period = No. of horizontal divisions \* Time/div.  
Frequency=(1/T)Hz

**PROCEDURE:**

1. Connect the Function generator with CRO.
2. Switch ON the CRO and Function generator
3. Set the given frequency in function generator.
4. Observe the frequency and phase angle in CRO
5. Reduce the frequency to 0 Hz
6. Switch OFF the Function generator and CRO




### **REVIEW QUESTIONS:**

1. What is the use of CRO?
2. Can you name the Manufacture of CRO
3. Explain the working CRO
4. How do you measure the frequency and phase angle in CRO?
5. What is the use of Volt/Div and Time/Div knob in CRO?
6. What is offset error?
7. The measured voltage of CRO is \_\_\_\_\_
8. What is peak value and peak to peak value?
9. How do you set the external signal to CRO?
10. What is the use of probe and give its specification?


### **RESULT:**

Thus the operation of CRO has been studied and the frequency and phase has been measured.

**CIRCUIT DIAGRAM:**  
**Astable Multivibrator**



**MODEL GRAPH:**



**EX.NO.11(a):**

**ASTABLE MULTIVIBRATOR**

**AIM:**

To design an astable multivibrator using transistor to generate a signal of frequency 1kHz.

**DESCRIPTION:**

**ASTABLE MULTIVIBRATOR**

**Input** : Generator does not require input

**Output:** 1. Output is observed at pin number 6 the output is Square wave at 1KHz and magnitude is  $\pm V_{sat}$

2. At pin no.2 ie across the capacitor it is a charging and discharging voltage (triangular wave) with the magnitude of  $\pm \beta V_{sat}$

**APPARATUS REQUIRED :**

S.NO	ITEM	RANGE	Q.TY
1	OP-AMP	IC741	1
2	Resistors	5K $\Omega$ ,1.8K $\Omega$ 2.2K $\Omega$	1
3	Capacitor	0.1 $\mu$ F	1
4	CRO		1
5	RPS	DUAL(0-30) V	1

**DESIGN:**

**ASTABLE MULTIVIBRATOR**

For square waveform generation  $R_1 = 1.16R_2$

Then , frequency of operation  $f = 1/2RC$

Let  $R_2 = 1k\Omega$  ,  $R_1 = 1.16k\Omega \approx 1.2k\Omega$

$f = 1/2RC = 1kHz$

Assuming  $C = 0.1 \mu F$ ,  $R = 1/2fC$

Then  $R = 5K$ , choose 4.7k $\Omega$

**TABULATION :**

**Astable Multivibrator:**

<b>OUTPUT <math>V_o</math></b>		<b>CAPACITOR VOLTAGE <math>V_c</math></b>	
<b>Amplitude (volts)</b>	<b>Time (ms)</b>	<b>Amplitude (volts)</b>	<b>Time (ms)</b>



## **PROCEDURE:**

### **ASTABLE MULTIVIBRATOR**

1. The connection is given as per the circuit diagram.
2. Connect the CRO in the output (pin no. 6) and trace the square waveform.
3. Measure the voltage across the capacitor in pin no.2
4. Calculate the practical frequency and compare it with the theoretical frequency.
5. Plot the waveform obtained and mark the frequency and time period.

## **THEORY:**

### **ASTABLE MULTIVIBRATOR**

A simple op-Amp square wave generator is also called as free running oscillator, the principle of generation of square wave output is to force an op-amp to operate in the saturation region. A fraction  $\beta = R_2 / (R_1 + R_2)$  of the output is fed back to the (+) input terminal. The output is also fed to the (-) terminal after integrating by means of a low pass RC combination. In astable multivibrator both the states are quasistables. The frequency is determined by the time taken by the capacitor to charge from  $-\beta V_{sat}$  to  $+\beta V_{sat}$ .



### **REVIEW QUESTIONS:**


1. What is an op-amp? Why it is called so?
2. List the ideal characteristics of an op-amp.
3. What are the building blocks of an op-amp?
4. Define multivibrator.
5. List the types of multivibrators
6. What is an astable multivibrator?
7. Why astable multivibrator is called as a free running oscillator?
8. State the applications of an astable multivibrator.
9. What is the other name of astable multivibrator?
10. Why astable multi vibrator is called voltage to frequency converter?

### **RESULT:**


Thus the square waveform is generated using an astable multivibrator .  
Theoretical frequency :  
Practical frequency :

## CIRCUIT DIAGRAM

### Monostable Multivibrator:



### MODEL GRAPH:



## EX.NO.11(b)

### MONOSTABLE MULTIVIBRATOR

#### **AIM:**

To design a monostable multivibrator using transistors to generate a signal of pulse width.

#### **DESCRIPTION:**

#### **MONOSTABLE MULTIVIBRATOR**

**Input** : Apply the trigger input of 1kHz through a RC filter.

**Output** : Output is obtained at pin no. 6 the pulsewidth of time period 1ms and magnitude is  $-V_{sat}$ . At pin no.2 (i.e.)the voltage across the capacitor is measured in correspondence to the output waveform.

#### **APPARATUS REQUIRED :**

#### **MONOSTABLE MULTIVIBRATOR**

S.NO	ITEM	RANGE	Q.TY
1	OP-AMP	IC741	1
2	Resistors	15K $\Omega$ ,1K $\Omega$ ,1.2K $\Omega$	1,2,1
3	Capacitor	0.1 $\mu$ F	2
4	CRO		1
5	Diode	IN4001	2
6	RPS	DUAL(0-30) V	1

#### **DESIGN:**

Given  $T=1\text{ms}$  and  $\beta=0.5$

$$\beta = R_2/(R_1+R_2)=0.5 \text{ then } R_1 = R_2$$

Let  $R_1=R_2 =1\text{K}\Omega$

$$\text{Pulse width } T = 0.69RC$$

Assume  $C = 0.1\mu\text{F}$

$$\text{Then } R = T / (0.69 C)$$

$$R = 15 \text{ k}\Omega$$

#### **PROCEDURE:**

#### **Monostable multivibrator**

1. Connections are given as per the diagram.
2. Input trigger is given to the combination of R4 and C4.
3. Measure the pulse width of the output obtained at pin number 6.
4. Measure the output across capacitor C at pin no.2
5. Compare the observed pulse width T with the theoretical time period.

**OBSERVATION :**

**Input trigger :**

**Amplitude =**

**T<sub>ON</sub> =**

**T<sub>OFF</sub> =**

<b>OUTPUT V<sub>O</sub></b>		<b>CAPACITOR VOLTAGE V<sub>C</sub></b>	
<b>Amplitude (volts)</b>	<b>Time (ms)</b>	<b>Amplitude (volts)</b>	<b>Time (ms)</b>

5. Plot the input, capacitor and the output waveform in a linear graph sheet

### **THEORY:**

#### **Monostable Multivibrator:**

A monostable multivibrator is a timing circuit that changes state once triggered, but returns to its original state after a certain time delay. It has one stable state and the other is quasi stable state hence is also known as a 'one-shot' multivibrator. A negative trigger pulse at the input forces the output of the op amp to logic 'high'. This charges up C which keeps the non-inverting input of the op amp temporarily higher than the inverting input, maintaining the output high for a certain period of time. Eventually C discharges to ground and the op amp output swings back to logic 'low'. The duration of the pulse is defined by R and C. The 'one-shot' has several applications, which include dividing the frequency of the input signal and converting an irregular input pulse to a uniform output pulse.





### **REVIEW QUESTIONS:**

1. What is a monostable multivibrator?
2. State the applications of a monostable multivibrator.
3. What are the other names of a monostable multivibrator?
4. Why is monostable multivibrator also called as delay circuit?
5. What is the other name of monostable multivibrator?

### **RESULT:**


Thus the monostable multivibrator has been designed to generate a pulse of duration **T**.

Theoretical pulse width  $T =$

Practical pulse width  $T =$

# TUNED CLASS C AMPLIFIER

## CIRCUIT DIAGRAM



## MODEL GRAPH:

## TUNED CLASS C AMPLIFIER

### AIM:

To design and construct the class-c power amplifier and to plot its frequency response.

### COMPONENTS REQUIRED:

S.NO	ITEM	RANGE	Q.TY
1	TRANSISTOR	BC 107	1
2	RESISTOR	4.2KΩ, 500Ω, 197KΩ, 2.2KΩ,	1
3	CAPACITOR	0.1μf 0.001μf, 100μf	2 1
4	CRO	-	1
5	RPS	(0-30) V	1
6	FUNCTION GENERATOR	-	1

### THEORY:

In a class-c amplifier, the transistor is in the active region for less than half cycle. It means, conduction takes place for less than one half cycle. This implies that the collector current of a class-c amplifier is highly non-sinusoidal because current flows in pulses. The load is a tuned circuit which converts the non-sinusoidal o/p to nearly sinusoidal form. Because of the flow of collector current less than  $180^\circ$ , the average collector current is much less, if hence losses are less, so efficiency is very high.

$$\text{Resonance frequency } (f_r) = 1/2\pi\sqrt{LC}.$$

At resonant frequency, the inductance of parallel resonant circuit is very high and is purely resistive. When the circuit is tuned to the resonant frequency, the voltage across  $R_1$  is maximum and sinusoidal. The tuned circuit helps in rejecting the harmonics that are developed in the transistor due to class-C operation.

The class-c tuned power amplifier consists of an LC tuned circuit in the collector of Q.  $R_1$  &  $R_2$  provides the necessary biasing for Q.  $C_1$  &  $C_3$  are the i/p and o/p coupling capacitors. The Q point is kept just above the cut-off line on the dc load line.  $R_L$  is provided to load the amplifier.

**OBSERVATION:**

$V_{in} = \underline{\hspace{2cm}} (v)$

Frequency(Hz)	$V_{out}(v)$	Gain(dB)= $20 \log (V_0/V_{in})$


### **PROCEDURE:**

1. Connect the circuit as for circuit diagram
2. Calculate the theoretical resonant frequency
$$f_r = \frac{1}{2\pi\sqrt{LC}}$$
3. Connect the i/p signal to the i/p of the amplifier.
4. Keep i/p voltage zero initially and adjust frequency to around resonance frequency ( $f_r$ )
5. Observe the o/p waveform increase the input ac voltage until we get the maximum distorted o/p.
6. Vary the frequency in required steps surrounding resonant frequency and note down the corresponding o/p voltages & calculate gain.
7. Plot the graph between gain and frequency.


### **RESULT:**

Thus single tuned amplifier is designed and constructed for the given operating frequency and the frequency response is plotted.

## CIRCUIT DIAGRAM



## MODEL GRAPH



## BISTABLE MULTIVIBRATOR

### AIM :

To observe the two stable state voltages in a bistable multivibrator using transistor.

### APPARATUS REQUIRED:

S.No	COMPONENTS	RANGE/SPECIFICATION	QUANTITY
1	Resistor	10k $\Omega$ , 2.4k $\Omega$ , 27k $\Omega$	2,2,2
2	Capacitor	0.1 $\mu$ F	4
3	AFG	(0-1)MHz	1
4	CRO	(0-30)MHz	1
5	Bread Board		1
6	NPN Transistor	BC107	2
7	Dual Power supply	(0 – 30 V)	1

### DESIGN :

$$V_{CC} = 5V, V_{BB} = -5V, h_{fe(\min)} = 20, I_c = 2mA, V_{CE(\text{sat})} = 0.2V$$

$$I_{C1} = (V_{CC} - V_{CE(\text{sat})}) / R_c$$

$$I_c \approx I_{C2} = 2mA$$

$$R_c = (V_{CC} - V_{CE(\text{sat})}) / I_{C2}$$

$$R_c = 2.4k\Omega$$

$$I_4 = I_{C2} / 10 = 2mA / 10$$

$$I_4 = 0.2mA$$

$$I_4 = (V_{B2} + V_{BB}) / R_2$$

$$R_2 = 0.715 / 0.2mA$$

$$R_2 = 28.5k\Omega$$

Choose,  $R_2 = 27 k\Omega$

$$I_{B(\min)} = I_c / h_{fe(\min)} = 2mA / 20 = 0.1mA$$

$$I_{B2} = 1.5 * I_{B2(\min)} = 0.15mA$$





$$I_3 = I_4 + I_{B2} = 0.2\text{mA} + 0.15\text{mA} = 0.35\text{mA}$$

$$I_3 = (V_{CC} - V_{B2}) / R_1$$

$$R_1 = 9.88\text{k}\Omega$$

Choose,  $R_1 = 10\text{k}\Omega$

$$\text{Time period } T = 2C(R_1 \parallel R_2)$$

Let  $C = 0.1\mu\text{F}$ ,  $T = 1.458\text{ms}$

### **PROCEDURE**

1. Connect the circuit as per the circuit diagram.
2. Verify the stable states of Q1 and Q2
3. Apply the square wave of 4v p-p , 1KHz signal to the base of the transistor Q1.
4. Observe the wave forms at collectors of each transistors simultaneously.
5. Note down the time period and amplitude of the wave at the collector of the transistors Q1 and Q2.
6. Plot wave forms of  $V_{c1}$  and  $V_{c2}$  with respect to time in a linear graph.

### **REVIEW QUESTIONS :**

1. What is meant by multivibrator ?
2. Distinguish oscillator and multivibrator .
3. List the applications of an bistable multivibrator .
4. What is a bistable multivibrator ?
5. What are the other names of a bistable multivibrator ?

### **RESULT:**

Thus the two Stable state voltages in bistable multivibrator were observed.

Theoretical Time period =

Practical Time period =